Digital VLSI Blog
Friday, July 10, 2009
Gatesims
Why do we need gatelevel simulations, when we can confirm that the functionality is guaranteed using LEC and the timing paths are exercised through STA ?
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
About Me
Venkatesh Ragala
VLSI Enthusiast
View my complete profile
Welcome to The Digital-VLSI Blog
Welcome to the world of Digital-VLSI.
Find everything you need to start a career in Digital-VLSI
Threads
Question of the Day
(10)
Admin's Messages
(1)
Blog Roll
ASIC-System On Chip (SoC)-VLSI Design
Digital VLSI Questions
VLSI Magazine
VLSI World
VLSI Interview Questions
VLSI Quiz
Blog Archive
▼
2009
(11)
▼
July
(2)
Divided by N state machine
Gatesims
►
June
(5)
►
March
(1)
►
February
(3)
VLSI Domains
Protocols
System Verilog
Cshell
Tcl
Perl
System Level Verification
RTL Verification
ATPG
RTL
Verilog
DFT
No comments:
Post a Comment